Masked interrupt status
CH0_TX_END | The masked interrupt status bit for CH0_TX_END_INT. |
CH1_TX_END | The masked interrupt status bit for CH1_TX_END_INT. |
CH2_RX_END | The masked interrupt status bit for CH2_RX_END_INT. |
CH3_RX_END | The masked interrupt status bit for CH2_RX_END_INT. |
CH0_TX_ERR | The masked interrupt status bit for CH4_ERR_INT. |
CH1_TX_ERR | The masked interrupt status bit for CH4_ERR_INT. |
CH2_RX_ERR | The masked interrupt status bit for CH6_ERR_INT. |
CH3_RX_ERR | The masked interrupt status bit for CH6_ERR_INT. |
CH0_TX_THR_EVENT | The masked interrupt status bit for CH0_TX_THR_EVENT_INT. |
CH1_TX_THR_EVENT | The masked interrupt status bit for CH1_TX_THR_EVENT_INT. |
CH2_RX_THR_EVENT | The masked interrupt status bit for CH2_RX_THR_EVENT_INT. |
CH3_RX_THR_EVENT | The masked interrupt status bit for CH2_RX_THR_EVENT_INT. |
CH1_X_LOOP | The masked interrupt status bit for CH1_TX_LOOP_INT. |
CH0_X_LOOP | The masked interrupt status bit for CH0_TX_LOOP_INT. |